|
|
@ -17,7 +17,9 @@ CAN1.TTCM=ENABLE |
|
|
|
CAN1.TXFP=DISABLE |
|
|
|
Dma.Request0=USART1_RX |
|
|
|
Dma.Request1=USART1_TX |
|
|
|
Dma.RequestsNb=2 |
|
|
|
Dma.Request2=USART3_RX |
|
|
|
Dma.Request3=USART3_TX |
|
|
|
Dma.RequestsNb=4 |
|
|
|
Dma.USART1_RX.0.Direction=DMA_PERIPH_TO_MEMORY |
|
|
|
Dma.USART1_RX.0.FIFOMode=DMA_FIFOMODE_DISABLE |
|
|
|
Dma.USART1_RX.0.Instance=DMA2_Stream2 |
|
|
@ -38,6 +40,26 @@ Dma.USART1_TX.1.PeriphDataAlignment=DMA_PDATAALIGN_BYTE |
|
|
|
Dma.USART1_TX.1.PeriphInc=DMA_PINC_DISABLE |
|
|
|
Dma.USART1_TX.1.Priority=DMA_PRIORITY_LOW |
|
|
|
Dma.USART1_TX.1.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,FIFOMode |
|
|
|
Dma.USART3_RX.2.Direction=DMA_PERIPH_TO_MEMORY |
|
|
|
Dma.USART3_RX.2.FIFOMode=DMA_FIFOMODE_DISABLE |
|
|
|
Dma.USART3_RX.2.Instance=DMA1_Stream1 |
|
|
|
Dma.USART3_RX.2.MemDataAlignment=DMA_MDATAALIGN_BYTE |
|
|
|
Dma.USART3_RX.2.MemInc=DMA_MINC_ENABLE |
|
|
|
Dma.USART3_RX.2.Mode=DMA_NORMAL |
|
|
|
Dma.USART3_RX.2.PeriphDataAlignment=DMA_PDATAALIGN_BYTE |
|
|
|
Dma.USART3_RX.2.PeriphInc=DMA_PINC_DISABLE |
|
|
|
Dma.USART3_RX.2.Priority=DMA_PRIORITY_LOW |
|
|
|
Dma.USART3_RX.2.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,FIFOMode |
|
|
|
Dma.USART3_TX.3.Direction=DMA_MEMORY_TO_PERIPH |
|
|
|
Dma.USART3_TX.3.FIFOMode=DMA_FIFOMODE_DISABLE |
|
|
|
Dma.USART3_TX.3.Instance=DMA1_Stream3 |
|
|
|
Dma.USART3_TX.3.MemDataAlignment=DMA_MDATAALIGN_BYTE |
|
|
|
Dma.USART3_TX.3.MemInc=DMA_MINC_ENABLE |
|
|
|
Dma.USART3_TX.3.Mode=DMA_NORMAL |
|
|
|
Dma.USART3_TX.3.PeriphDataAlignment=DMA_PDATAALIGN_BYTE |
|
|
|
Dma.USART3_TX.3.PeriphInc=DMA_PINC_DISABLE |
|
|
|
Dma.USART3_TX.3.Priority=DMA_PRIORITY_LOW |
|
|
|
Dma.USART3_TX.3.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,FIFOMode |
|
|
|
FREERTOS.FootprintOK=true |
|
|
|
FREERTOS.IPParameters=Tasks01,FootprintOK,configUSE_NEWLIB_REENTRANT,configUSE_RECURSIVE_MUTEXES,configUSE_COUNTING_SEMAPHORES,configRECORD_STACK_HIGH_ADDRESS,configENABLE_FPU |
|
|
|
FREERTOS.Tasks01=defaultTask,-3,1024,StartDefaultTask,As weak,NULL,Dynamic,NULL,NULL |
|
|
@ -107,6 +129,8 @@ NVIC.CAN1_RX0_IRQn=true\:5\:0\:false\:false\:true\:true\:true\:true\:true |
|
|
|
NVIC.CAN1_RX1_IRQn=true\:5\:0\:false\:false\:true\:true\:true\:true\:true |
|
|
|
NVIC.CAN1_SCE_IRQn=true\:5\:0\:false\:false\:true\:true\:true\:true\:true |
|
|
|
NVIC.CAN1_TX_IRQn=true\:5\:0\:false\:false\:true\:true\:true\:true\:true |
|
|
|
NVIC.DMA1_Stream1_IRQn=true\:5\:0\:false\:false\:true\:true\:false\:true\:true |
|
|
|
NVIC.DMA1_Stream3_IRQn=true\:5\:0\:false\:false\:true\:true\:false\:true\:true |
|
|
|
NVIC.DMA2_Stream2_IRQn=true\:5\:0\:false\:false\:true\:true\:false\:true\:true |
|
|
|
NVIC.DMA2_Stream7_IRQn=true\:5\:0\:false\:false\:true\:true\:false\:true\:true |
|
|
|
NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false |
|
|
@ -203,7 +227,7 @@ ProjectManager.ToolChainLocation= |
|
|
|
ProjectManager.UAScriptAfterPath= |
|
|
|
ProjectManager.UAScriptBeforePath= |
|
|
|
ProjectManager.UnderRoot=true |
|
|
|
ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false,2-MX_GPIO_Init-GPIO-false-HAL-true,3-MX_DMA_Init-DMA-false-HAL-true,4-MX_USART1_UART_Init-USART1-false-HAL-true,5-MX_TIM3_Init-TIM3-false-HAL-true,6-MX_CRC_Init-CRC-false-HAL-true,7-MX_RNG_Init-RNG-false-HAL-true,8-MX_TIM7_Init-TIM7-false-HAL-true,9-MX_SPI1_Init-SPI1-false-HAL-true,10-MX_TIM6_Init-TIM6-false-HAL-true,11-MX_TIM1_Init-TIM1-false-HAL-true,12-MX_CAN1_Init-CAN1-false-HAL-true,13-MX_USART3_UART_Init-USART3-false-HAL-true,14-MX_I2C1_Init-I2C1-false-HAL-true,15-MX_ADC1_Init-ADC1-false-HAL-true,16-MX_TIM2_Init-TIM2-false-HAL-true,17-MX_USART2_UART_Init-USART2-false-HAL-true,18-MX_UART4_Init-UART4-false-HAL-true |
|
|
|
ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false,2-MX_GPIO_Init-GPIO-false-HAL-true,3-MX_DMA_Init-DMA-false-HAL-true,4-MX_USART1_UART_Init-USART1-false-HAL-true,5-MX_TIM3_Init-TIM3-false-HAL-true,6-MX_CRC_Init-CRC-false-HAL-true,7-MX_RNG_Init-RNG-false-HAL-true,8-MX_TIM7_Init-TIM7-false-HAL-true,9-MX_SPI1_Init-SPI1-false-HAL-true,10-MX_TIM6_Init-TIM6-false-HAL-true,11-MX_TIM1_Init-TIM1-false-HAL-true,12-MX_CAN1_Init-CAN1-false-HAL-true,13-MX_USART3_UART_Init-USART3-false-HAL-true,14-MX_USART2_UART_Init-USART2-false-HAL-true |
|
|
|
RCC.48MHZClocksFreq_Value=48000000 |
|
|
|
RCC.AHBFreq_Value=144000000 |
|
|
|
RCC.APB1CLKDivider=RCC_HCLK_DIV4 |
|
|
@ -269,7 +293,7 @@ USART1.IPParameters=VirtualMode,BaudRate |
|
|
|
USART1.VirtualMode=VM_ASYNC |
|
|
|
USART2.IPParameters=VirtualMode |
|
|
|
USART2.VirtualMode=VM_ASYNC |
|
|
|
USART3.BaudRate=9600 |
|
|
|
USART3.BaudRate=115200 |
|
|
|
USART3.IPParameters=VirtualMode,BaudRate |
|
|
|
USART3.VirtualMode=VM_ASYNC |
|
|
|
VP_CRC_VS_CRC.Mode=CRC_Activate |
|
|
|