This website works better with JavaScript.
Home
Explore
Help
Sign In
p_lusterinc_xsync
/
xsync_fpge
Archived
Watch
3
Star
0
Fork
1
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
This repo is archived. You can view files and clone it, but cannot push or open issues/pull-requests.
74
Commits
1
Branch
0
Tags
4.2 MiB
Verilog
99.3%
VHDL
0.7%
Branch:
master
master
Branches
Tags
${ item.name }
Create tag
${ searchTerm }
Create branch
${ searchTerm }
from 'master'
${ noResults }
xsync_fpge
/
ACPGL22G核心板原理图.pdf
169 KiB
Raw
Permalink
History