You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
This repo is archived. You can view files and clone it, but cannot push or open issues/pull-requests.
 
 

15 lines
439 B

// Created by IP Generator (Version 2021.1-SP7 build 86875)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
// * Change the_instance_name to your own instance name.
// * Change the signal names in the port associations
ShiftRegister the_instance_name (
.din(din), // input
.addr(addr), // input [9:0]
.clk(clk), // input
.rst(rst), // input
.dout(dout) // output
);