p_lusterinc_xsync
/
xsync_fpge_v2
forked from p_lusterinc_xsync/xsync_fpge
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
77 Commits
1 Branch
0 Tags
14 MiB
Tree: 2b5aedd202
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2b5aedd202'
${ noResults }
xsync_fpge_v2/constraint_check/constraint_check.ccr

80 lines
4.1 KiB
Raw Normal View History

led light is ok
12 months ago
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
  1. ##### Written on 2024/08/25 21:01:31 ###############################
  4. ##### INFO ##################################################
  6. Current device :
  7. PG2L100H-6FBG484
  9. Top Module :
  10. Top
  12. Constraint File(s) :
  13. D:/workspace/p_lusterinc_xsync/xsync_fpge_v2/xsync.fdc
  15. ##### SUMMARY ######################################################
  17. Found 0 error(s), 0 critical warning(s), 41 warning(s), out of 17 constraint(s)
  20. Inapplicable constraints(except overwritten constraints):
  21. ********************************************
  24. Constraints with issues:
  25. ********************************************
  28. Issues without commands:
  29. ********************************************
  32. Unconstrained ports:
  33. ********************************************
  35. W: ConstraintEditor-4019: Port Bus 'debug_signal_output' unspecified I/O constraint.
  36. W: ConstraintEditor-4019: Port Bus 'genlock_out_dac' unspecified I/O constraint.
  37. W: ConstraintEditor-4019: Port 'genlock_in_fsync' unspecified I/O constraint.
  38. W: ConstraintEditor-4019: Port 'genlock_in_hsync' unspecified I/O constraint.
  39. W: ConstraintEditor-4019: Port 'genlock_in_state_led' unspecified I/O constraint.
  40. W: ConstraintEditor-4019: Port 'genlock_in_vsync' unspecified I/O constraint.
  41. W: ConstraintEditor-4019: Port 'genlock_out_dac_clk' unspecified I/O constraint.
  42. W: ConstraintEditor-4019: Port 'genlock_out_dac_state_led' unspecified I/O constraint.
  43. W: ConstraintEditor-4019: Port 'spi1_clk_pin' unspecified I/O constraint.
  44. W: ConstraintEditor-4019: Port 'spi1_cs_pin' unspecified I/O constraint.
  45. W: ConstraintEditor-4019: Port 'spi1_rx_pin' unspecified I/O constraint.
  46. W: ConstraintEditor-4019: Port 'spi1_tx_pin' unspecified I/O constraint.
  47. W: ConstraintEditor-4019: Port 'stm32if_camera_sync_out' unspecified I/O constraint.
  48. W: ConstraintEditor-4019: Port 'stm32if_start_signal_out' unspecified I/O constraint.
  49. W: ConstraintEditor-4019: Port 'stm32if_timecode_sync_out' unspecified I/O constraint.
  50. W: ConstraintEditor-4019: Port 'sync_ttl_in1' unspecified I/O constraint.
  51. W: ConstraintEditor-4019: Port 'sync_ttl_in1_state_led' unspecified I/O constraint.
  52. W: ConstraintEditor-4019: Port 'sync_ttl_in2' unspecified I/O constraint.
  53. W: ConstraintEditor-4019: Port 'sync_ttl_in2_state_led' unspecified I/O constraint.
  54. W: ConstraintEditor-4019: Port 'sync_ttl_in3' unspecified I/O constraint.
  55. W: ConstraintEditor-4019: Port 'sync_ttl_in3_state_led' unspecified I/O constraint.
  56. W: ConstraintEditor-4019: Port 'sync_ttl_in4' unspecified I/O constraint.
  57. W: ConstraintEditor-4019: Port 'sync_ttl_in4_state_led' unspecified I/O constraint.
  58. W: ConstraintEditor-4019: Port 'sync_ttl_out1' unspecified I/O constraint.
  59. W: ConstraintEditor-4019: Port 'sync_ttl_out1_state_led' unspecified I/O constraint.
  60. W: ConstraintEditor-4019: Port 'sync_ttl_out2' unspecified I/O constraint.
  61. W: ConstraintEditor-4019: Port 'sync_ttl_out2_state_led' unspecified I/O constraint.
  62. W: ConstraintEditor-4019: Port 'sync_ttl_out3' unspecified I/O constraint.
  63. W: ConstraintEditor-4019: Port 'sync_ttl_out3_state_led' unspecified I/O constraint.
  64. W: ConstraintEditor-4019: Port 'sync_ttl_out4' unspecified I/O constraint.
  65. W: ConstraintEditor-4019: Port 'sync_ttl_out4_state_led' unspecified I/O constraint.
  66. W: ConstraintEditor-4019: Port 'timecode_bnc_in' unspecified I/O constraint.
  67. W: ConstraintEditor-4019: Port 'timecode_bnc_in_state_led' unspecified I/O constraint.
  68. W: ConstraintEditor-4019: Port 'timecode_headphone_in' unspecified I/O constraint.
  69. W: ConstraintEditor-4019: Port 'timecode_headphone_in_state_led' unspecified I/O constraint.
  70. W: ConstraintEditor-4019: Port 'timecode_out_bnc' unspecified I/O constraint.
  71. W: ConstraintEditor-4019: Port 'timecode_out_bnc_select' unspecified I/O constraint.
  72. W: ConstraintEditor-4019: Port 'timecode_out_bnc_state_led' unspecified I/O constraint.
  73. W: ConstraintEditor-4019: Port 'timecode_out_headphone' unspecified I/O constraint.
  74. W: ConstraintEditor-4019: Port 'timecode_out_headphone_select' unspecified I/O constraint.
  75. W: ConstraintEditor-4019: Port 'timecode_out_headphone_state_led' unspecified I/O constraint.
  77. Constraints with matching wildcard expressions:
  78. ********************************************