p_lusterinc_xsync
/
xsync_fpge_v2
forked from p_lusterinc_xsync/xsync_fpge
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

update

master
zhaohe 2 years ago
parent
d8b967f0fa
commit
4a7c407648
2 changed files with 126 additions and 14 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 134
      led_test.pds
  2. 6
      source/src/spi_reg_reader.v

134
led_test.pds
View File

@ -1,5 +1,5 @@
(_flow fab_demo "2021.1-SP7" (_flow fab_demo "2021.1-SP7"
(_comment "Generated by Fabric Compiler (version on 2021.1-SP7<build 86875>) at Sun Jan 7 19:04:57 2024")
(_comment "Generated by Fabric Compiler (version on 2021.1-SP7<build 86875>) at Sun Jan 7 20:01:57 2024")
(_version "1.0.5") (_version "1.0.5")
(_status "initial") (_status "initial")
(_project (_project
@ -47,7 +47,7 @@
) )
(_file "source/src/spi_reg_reader.v" (_file "source/src/spi_reg_reader.v"
(_format verilog) (_format verilog)
(_timespec "2024-01-07T18:54:33")
(_timespec "2024-01-07T20:01:06")
) )
(_file "source/src/src_ttl_parser.v" (_file "source/src/src_ttl_parser.v"
(_format verilog) (_format verilog)
@ -144,15 +144,21 @@
) )
(_task tsk_compile (_task tsk_compile
(_command cmd_compile (_command cmd_compile
(_gci_state (_integer 1))
(_gci_state (_integer 2))
(_db_output
(_file "compile/Top_comp.adf"
(_format adif)
(_timespec "2024-01-07T20:01:29")
)
)
(_output (_output
(_file "compile/Top.cmr" (_file "compile/Top.cmr"
(_format verilog) (_format verilog)
(_timespec "2024-01-07T18:57:21")
(_timespec "2024-01-07T20:01:29")
) )
(_file "compile/cmr.db" (_file "compile/cmr.db"
(_format text) (_format text)
(_timespec "2024-01-07T18:57:21")
(_timespec "2024-01-07T20:01:29")
) )
) )
) )
@ -162,9 +168,29 @@
) )
(_task tsk_synthesis (_task tsk_synthesis
(_command cmd_synthesize (_command cmd_synthesize
(_gci_state (_integer 0))
(_gci_state (_integer 2))
(_option ads (_switch ON)) (_option ads (_switch ON))
(_option selected_syn_tool_opt (_integer 2)) (_option selected_syn_tool_opt (_integer 2))
(_db_output
(_file "synthesize/Top_syn.adf"
(_format adif)
(_timespec "2024-01-07T20:01:33")
)
)
(_output
(_file "synthesize/Top_syn.vm"
(_format structural_verilog)
(_timespec "2024-01-07T20:01:33")
)
(_file "synthesize/Top.snr"
(_format text)
(_timespec "2024-01-07T20:01:33")
)
(_file "synthesize/snr.db"
(_format text)
(_timespec "2024-01-07T20:01:33")
)
)
) )
(_widget wgt_tech_view (_widget wgt_tech_view
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
@ -179,14 +205,34 @@
) )
(_task tsk_devmap (_task tsk_devmap
(_command cmd_devmap (_command cmd_devmap
(_gci_state (_integer 0))
(_gci_state (_integer 2))
(_db_output
(_file "device_map/Top_map.adf"
(_format adif)
(_timespec "2024-01-07T20:01:36")
)
)
(_output
(_file "device_map/Top_dmr.prt"
(_format text)
(_timespec "2024-01-07T20:01:36")
)
(_file "device_map/Top.dmr"
(_format text)
(_timespec "2024-01-07T20:01:36")
)
(_file "device_map/dmr.db"
(_format text)
(_timespec "2024-01-07T20:01:36")
)
)
) )
(_widget wgt_edit_placement_cons (_widget wgt_edit_placement_cons
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
(_input (_input
(_file "device_map/led_test.pcf" (_file "device_map/led_test.pcf"
(_format pcf) (_format pcf)
(_timespec "2024-01-07T14:45:47")
(_timespec "2024-01-07T20:01:36")
) )
) )
) )
@ -196,7 +242,39 @@
) )
(_task tsk_pnr (_task tsk_pnr
(_command cmd_pnr (_command cmd_pnr
(_gci_state (_integer 0))
(_gci_state (_integer 2))
(_db_output
(_file "place_route/Top_pnr.adf"
(_format adif)
(_timespec "2024-01-07T20:01:46")
)
)
(_output
(_file "place_route/Top.prr"
(_format text)
(_timespec "2024-01-07T20:01:46")
)
(_file "place_route/Top_prr.prt"
(_format text)
(_timespec "2024-01-07T20:01:46")
)
(_file "place_route/clock_utilization.txt"
(_format text)
(_timespec "2024-01-07T20:01:46")
)
(_file "place_route/Top_plc.adf"
(_format adif)
(_timespec "2024-01-07T20:01:43")
)
(_file "place_route/Top_pnr.netlist"
(_format text)
(_timespec "2024-01-07T20:01:46")
)
(_file "place_route/prr.db"
(_format text)
(_timespec "2024-01-07T20:01:47")
)
)
) )
(_widget wgt_power_calculator (_widget wgt_power_calculator
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
@ -205,8 +283,24 @@
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
) )
(_command cmd_report_post_pnr_timing (_command cmd_report_post_pnr_timing
(_gci_state (_integer 0))
(_gci_state (_integer 2))
(_attribute _auto_exe_lock (_switch OFF)) (_attribute _auto_exe_lock (_switch OFF))
(_db_output
(_file "report_timing/Top_rtp.adf"
(_format adif)
(_timespec "2024-01-07T20:01:51")
)
)
(_output
(_file "report_timing/Top.rtr"
(_format text)
(_timespec "2024-01-07T20:01:51")
)
(_file "report_timing/rtr.db"
(_format text)
(_timespec "2024-01-07T20:01:51")
)
)
) )
(_widget wgt_arch_browser (_widget wgt_arch_browser
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
@ -224,7 +318,25 @@
) )
(_task tsk_gen_bitstream (_task tsk_gen_bitstream
(_command cmd_gen_bitstream (_command cmd_gen_bitstream
(_gci_state (_integer 0))
(_gci_state (_integer 2))
(_output
(_file "generate_bitstream/Top.sbit"
(_format text)
(_timespec "2024-01-07T20:01:57")
)
(_file "generate_bitstream/Top.smsk"
(_format text)
(_timespec "2024-01-07T20:01:57")
)
(_file "generate_bitstream/Top.bgr"
(_format text)
(_timespec "2024-01-07T20:01:57")
)
(_file "generate_bitstream/bgr.db"
(_format text)
(_timespec "2024-01-07T20:01:57")
)
)
) )
) )
) )

6
source/src/spi_reg_reader.v
View File

@ -23,7 +23,7 @@ module spi_reg_reader (
parameter ADDRESS_WIDTH_BYTE_NUM = 2; parameter ADDRESS_WIDTH_BYTE_NUM = 2;
zutils_signal_filter #( zutils_signal_filter #(
.FILTER_COUNT(1)
.FILTER_COUNT(5)
) cs_filter ( ) cs_filter (
.clk(clk), .clk(clk),
.rst_n(rst_n), .rst_n(rst_n),
@ -32,7 +32,7 @@ module spi_reg_reader (
); );
zutils_signal_filter #( zutils_signal_filter #(
.FILTER_COUNT(1)
.FILTER_COUNT(2)
) clk_filter ( ) clk_filter (
.clk(clk), .clk(clk),
.rst_n(rst_n), .rst_n(rst_n),
@ -41,7 +41,7 @@ module spi_reg_reader (
); );
zutils_signal_filter #( zutils_signal_filter #(
.FILTER_COUNT(1)
.FILTER_COUNT(2)
) spi_rx_filter ( ) spi_rx_filter (
.clk(clk), .clk(clk),
.rst_n(rst_n), .rst_n(rst_n),

Write Preview
Loading…
Cancel
Save