forked from p_lusterinc_xsync/xsync_fpge
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
326 lines
11 KiB
326 lines
11 KiB
(_flow fab_demo "2021.1-SP7"
|
|
(_comment "Generated by Fabric Compiler (version on 2021.1-SP7<build 86875>) at Mon Jan 8 22:23:17 2024")
|
|
(_version "1.0.5")
|
|
(_status "initial")
|
|
(_project
|
|
)
|
|
(_task tsk_setup
|
|
(_widget wgt_select_arch
|
|
(_input
|
|
(_part
|
|
(_family Logos)
|
|
(_device PGL22G)
|
|
(_speedgrade -6)
|
|
(_package MBG324)
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_my_design_src
|
|
(_input
|
|
(_file "source/src/top.v" + "Top:"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:21:53")
|
|
)
|
|
(_file "source/src/spi_reg_reader.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:12:49")
|
|
)
|
|
(_file "source/src/zutils/zutils_pluse_generator.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T17:43:24")
|
|
)
|
|
(_file "source/src/zutils/zutils_edge_detecter.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:12:54")
|
|
)
|
|
(_file "source/src/zutils/zutils_register.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:10:43")
|
|
)
|
|
(_file "source/src/zutils/zutils_multiplexer_4t1.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T17:42:11")
|
|
)
|
|
(_file "source/src/zutils/zutils_debug_led.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T16:55:37")
|
|
)
|
|
(_file "source/src/zutils/zutils_signal_filter.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:15:39")
|
|
)
|
|
(_file "source/src/zutils/zutils_clk_parser.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T16:55:21")
|
|
)
|
|
(_file "source/src/zutils/zutils_multiplexer_16t1.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:15:04")
|
|
)
|
|
(_file "source/src/output/ttl_output.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:10:21")
|
|
)
|
|
(_file "source/src/zutils/zutils_pwm_generator.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:15:09")
|
|
)
|
|
(_file "source/src/rd_data_router.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:15:00")
|
|
)
|
|
(_file "source/src/zutils/zutils_reset_sig_gen.v"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:22:50")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_my_ips_src
|
|
(_input
|
|
(_ip "ipcore/SPLL/SPLL.idf"
|
|
(_timespec "2024-01-07T14:25:26")
|
|
(_ip_source_item "ipcore/SPLL/SPLL.v"
|
|
(_timespec "2024-01-07T14:25:26")
|
|
)
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_import_logic_con_file
|
|
(_input
|
|
(_file "led_test.fdc"
|
|
(_format fdc)
|
|
(_timespec "2024-01-08T21:48:05")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_edit_user_cons
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
(_widget wgt_simulation
|
|
(_option compiled_lib_location (_string "pango_sim_libraries"))
|
|
(_option verilog_options (_string ""))
|
|
(_option gen_param (_string ""))
|
|
(_option simulate_runtime (_string "10000ms"))
|
|
(_option sim_exe_dir (_string "C:/modeltech64_10.5/win64"))
|
|
(_input
|
|
(_file "source/test/test_transmitter.v"
|
|
(_format verilog)
|
|
(_timespec "2023-12-13T19:33:40")
|
|
)
|
|
(_file "source/test/test_baud_rate_gen.v"
|
|
(_format verilog)
|
|
(_timespec "2023-12-13T19:30:23")
|
|
)
|
|
(_file "source/test/test_top.v" + "test_top:"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:10:21")
|
|
)
|
|
(_file "source/test/test_uart_reg_reader.v"
|
|
(_format verilog)
|
|
(_timespec "2023-12-15T22:18:26")
|
|
)
|
|
(_file "source/test/test_spi_reg_reader.v"
|
|
(_format verilog)
|
|
(_timespec "2023-12-15T22:10:16")
|
|
)
|
|
)
|
|
)
|
|
)
|
|
(_task tsk_compile
|
|
(_command cmd_compile
|
|
(_gci_state (_integer 2))
|
|
(_db_output
|
|
(_file "compile/Top_comp.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:22:53")
|
|
)
|
|
)
|
|
(_output
|
|
(_file "compile/Top.cmr"
|
|
(_format verilog)
|
|
(_timespec "2024-01-08T22:22:53")
|
|
)
|
|
(_file "compile/cmr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:53")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_rtl_view
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
)
|
|
(_task tsk_synthesis
|
|
(_command cmd_synthesize
|
|
(_gci_state (_integer 2))
|
|
(_option ads (_switch ON))
|
|
(_option selected_syn_tool_opt (_integer 2))
|
|
(_db_output
|
|
(_file "synthesize/Top_syn.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:22:56")
|
|
)
|
|
)
|
|
(_output
|
|
(_file "synthesize/Top_syn.vm"
|
|
(_format structural_verilog)
|
|
(_timespec "2024-01-08T22:22:57")
|
|
)
|
|
(_file "synthesize/Top.snr"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:57")
|
|
)
|
|
(_file "synthesize/snr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:57")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_tech_view
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
(_widget wgt_map_constraint
|
|
)
|
|
(_widget wgt_my_fic_src
|
|
)
|
|
(_widget wgt_inserter_gui_view
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
)
|
|
(_task tsk_devmap
|
|
(_command cmd_devmap
|
|
(_gci_state (_integer 2))
|
|
(_db_output
|
|
(_file "device_map/Top_map.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:22:59")
|
|
)
|
|
)
|
|
(_output
|
|
(_file "device_map/Top_dmr.prt"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:59")
|
|
)
|
|
(_file "device_map/Top.dmr"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:59")
|
|
)
|
|
(_file "device_map/dmr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:22:59")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_edit_placement_cons
|
|
(_attribute _click_to_run (_switch ON))
|
|
(_input
|
|
(_file "device_map/led_test.pcf"
|
|
(_format pcf)
|
|
(_timespec "2024-01-08T22:22:59")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_edit_route_cons
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
)
|
|
(_task tsk_pnr
|
|
(_command cmd_pnr
|
|
(_gci_state (_integer 2))
|
|
(_db_output
|
|
(_file "place_route/Top_pnr.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:23:07")
|
|
)
|
|
)
|
|
(_output
|
|
(_file "place_route/Top.prr"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:07")
|
|
)
|
|
(_file "place_route/Top_prr.prt"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:07")
|
|
)
|
|
(_file "place_route/clock_utilization.txt"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:07")
|
|
)
|
|
(_file "place_route/Top_plc.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:23:05")
|
|
)
|
|
(_file "place_route/Top_pnr.netlist"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:07")
|
|
)
|
|
(_file "place_route/prr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:08")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_power_calculator
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
(_widget wgt_timing_analysis
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
(_command cmd_report_post_pnr_timing
|
|
(_gci_state (_integer 2))
|
|
(_attribute _auto_exe_lock (_switch OFF))
|
|
(_db_output
|
|
(_file "report_timing/Top_rtp.adf"
|
|
(_format adif)
|
|
(_timespec "2024-01-08T22:23:11")
|
|
)
|
|
)
|
|
(_output
|
|
(_file "report_timing/Top.rtr"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:11")
|
|
)
|
|
(_file "report_timing/rtr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:11")
|
|
)
|
|
)
|
|
)
|
|
(_widget wgt_arch_browser
|
|
(_attribute _click_to_run (_switch ON))
|
|
)
|
|
(_command cmd_report_power
|
|
(_gci_state (_integer 0))
|
|
(_attribute _auto_exe_lock (_switch OFF))
|
|
(_attribute _auto_exe (_switch OFF))
|
|
)
|
|
(_command cmd_gen_netlist
|
|
(_gci_state (_integer 0))
|
|
(_attribute _auto_exe_lock (_switch OFF))
|
|
(_attribute _auto_exe (_switch OFF))
|
|
)
|
|
)
|
|
(_task tsk_gen_bitstream
|
|
(_command cmd_gen_bitstream
|
|
(_gci_state (_integer 2))
|
|
(_output
|
|
(_file "generate_bitstream/Top.sbit"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:16")
|
|
)
|
|
(_file "generate_bitstream/Top.smsk"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:16")
|
|
)
|
|
(_file "generate_bitstream/Top.bgr"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:16")
|
|
)
|
|
(_file "generate_bitstream/bgr.db"
|
|
(_format text)
|
|
(_timespec "2024-01-08T22:23:17")
|
|
)
|
|
)
|
|
)
|
|
)
|
|
)
|