






Modify note

| Version | Date | Author | Change Note | Approved |
|---------|------|--------|---------------|----------|
| V1 | | | First edictor | |
| | | | | |



| | |
|---|----------------------|
|  | |
| Title: Modify note | |
| File: xSync | REV: v3 |
| Create Date: Wednesday, October 11, 2023 | Page Num: 1 |
| Modify Date: | Page Total: 8 |




外部DC 12v供电







| | |
|---|----------------------|
| Title: POWER | |
| File: xSync | REV: v3 |
| Create Date: Wednesday, October 11, 2023 | Page Num: 2 |
| Modify Date: | Page Total: 8 |















REGOFF=0, Regulator is ON
 LED1 ON: link blink
 nINTSEL=0, REF_CLK Out Mode
 LED2 ON:100M off:10M







MODE(0-2):111
 ALB capable, Auto-negotiation enabled






| | |
|---|----------------------|
| Title: POE PHY | |
| File: xSync | REV: v3 |
| Create Date: Sunday, December 31, 2023 | Page Num: 4 |
| Modify Date: | Page Total: 8 |



| | |
|---|---------------|
|  | |
| Title: MCU | |
| File: xSync | REV: v3 |
| Create Date: Saturday, October 14, 2023 | Page Num: 5 |
| Modify Date: | Page Total: 8 |



2.54-2*5P筒牛 (C5665)



| | |
|--|----------------------|
| Title: FPGA | |
| File: xSync | REV: v3 |
| Create Date: Saturday, October 14, 2023 | Page Num: 6 |
| Modify Date: | Page Total: 8 |

务必再次核实BNC封装!


通用同步

通用同步

通用同步

通用同步

3 PIN mini DIN




注意更换成Vesa stereo

隔离同步输入

SMPTe Input

三段式耳机





模拟SMPTe接收和解析电路是不对的，暂时没找到资料，需要样机参考下

有用的应该是场同步


GenLock输入

新增




接到GenLock输出

| | |
|--|---------------|
| | |
| Title: INPUT | REV: v3 |
| File: xSync | Page Num: 7 |
| Create Date: Friday, December 29, 2023 | Page Total: 8 |
| Modify Date: | |




通用同步输出

通用同步输出




通用同步输出

通用同步输出



VESA输出





GenLock输出

Genlock输出难道还需要视频编码？还是把输入原封不动的输出？

SMPTE输出

SMPTE输出电路还不会，先原样输出



新增

| | |
|--|----------------------|
| | |
| Title: OUTPUT | |
| File: xSync | REV: v3 |
| Create Date: Saturday, October 14, 2023 | Page Num: 8 |
| Modify Date: | Page Total: 8 |