p_transmit_disinfection
/
dbdb_liquid_path_control_protocol_v1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
63 Commits
1 Branch
0 Tags
2.8 MiB
 
 
 
Tree: ba1f301e52
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'ba1f301e52'
${ noResults }
zhaohe ba1f301e52
添加相机同步消息上报 		2 years ago
.settings update 2 years ago
.vscode add timecode report logic 2 years ago
Core add timecode report logic 2 years ago
Drivers update 2 years ago
LWIP update 2 years ago
Middlewares/Third_Party init . 2 years ago
iflytop_xsync@6434f422ec add timecode report logic 2 years ago
iflytop_xsync_protocol@8428233748 添加相机同步消息上报 2 years ago
usrc 添加相机同步消息上报 2 years ago
.clang-format update 2 years ago
.cproject 添加相机同步消息上报 2 years ago
.gitignore update 2 years ago
.gitmodules add dep lib 2 years ago
.mxproject update 2 years ago
.project update 2 years ago
README.md add timecode report logic 2 years ago
STM32F407VETX_FLASH.ld update 2 years ago
STM32F407VETX_RAM.ld first commit 2 years ago
xsync_stm32 Debug.launch update 2 years ago
xsync_stm32.cfg Removed submodule sdk 2 years ago
xsync_stm32.ioc add timecode report logic 2 years ago
xsync_stm32.launch Removed submodule sdk 2 years ago
xsync_v3.pdf init project 2 years ago

README.md 

ref:https://iflytop1.feishu.cn/docx/FPqjdaTtkoBeU9x4qbjcD6vxnUc

FPGA


1. 将XyncInternal内部信号导出到ttl输出模块（包括内部timecode信号，外部timecode信号）OK
2. 完成XyncInternalPC端上位机相关配置 OK

2. 创建Timecode输出模块，监听Timecode输出信号到debug接口，完成timecodePC端上位机相关配置（输出同时输出到STM32）
        影响网口输出
        影响TIMECODE物理接口输出
3. 创建Genlock输出模块，完成Genlock输出模块PC端上位机相关配置（输出同时输出到STM32），计数清空信号
        影响网口输出
        影响GENLOCK物理接口输出

5. 实现Timecode输入解析。测试Timecode