|
@ -4,28 +4,23 @@ |
|
|
#define EXT_INPUT_IO2 PD2 |
|
|
#define EXT_INPUT_IO2 PD2 |
|
|
#define EXT_INPUT_IO3 PD3 |
|
|
#define EXT_INPUT_IO3 PD3 |
|
|
#define EXT_INPUT_IO4 PD4 |
|
|
#define EXT_INPUT_IO4 PD4 |
|
|
#define EXT_INPUT_IO5 PinNull |
|
|
|
|
|
|
|
|
#define EXT_INPUT_IO5 PD5 |
|
|
#define EXT_INPUT_IO6 PinNull |
|
|
#define EXT_INPUT_IO6 PinNull |
|
|
#define EXT_INPUT_IO7 PinNull |
|
|
#define EXT_INPUT_IO7 PinNull |
|
|
#define EXT_INPUT_IO8 PinNull |
|
|
#define EXT_INPUT_IO8 PinNull |
|
|
#define EXT_INPUT_IO9 PinNull |
|
|
#define EXT_INPUT_IO9 PinNull |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define EXT_INPUT_IO0_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO1_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO2_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO3_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO4_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO5_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO6_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO7_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO8_MIRROR true |
|
|
|
|
|
#define EXT_INPUT_IO9_MIRROR true |
|
|
|
|
|
|
|
|
#define EXT_INPUT_IO0_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO1_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO2_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO3_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO4_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO5_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO6_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO7_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO8_MIRROR false |
|
|
|
|
|
#define EXT_INPUT_IO9_MIRROR false |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define TMC_MOTOR_SPI hspi1 |
|
|
#define TMC_MOTOR_SPI hspi1 |
|
|