You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

28 lines
1.3 KiB

2 years ago
2 years ago
2 years ago
  1. IP Generator (Version 2021.1-SP7 build 86875)
  2. Check out license ...
  3. Start generating at 2024-01-07 14:18
  4. Instance: DebugCoreIst (D:\workspace\fpga_demo\led_test\ipcore\DebugCoreIst\DebugCoreIst.idf)
  5. IP: DebugCore (1.3)
  6. Part: Logos-PGL22G-MBG324--6
  7. Create directory 'rtl' ...
  8. Copy 'rtl\ips_dbc_cfg_reg_file_v1_0.v' to 'rtl' ...
  9. Copy 'rtl\ips_dbc_compare_256b_v1_0.v' to 'rtl' ...
  10. Copy 'rtl\ips_dbc_data_capture_mem_v1_0.v' to 'rtl' ...
  11. Copy 'rtl\ips_dbc_debug_core_v1_3.v' to 'rtl' ...
  12. Copy 'rtl\ips_dbc_hub_decode_v1_2.v' to 'rtl' ...
  13. Copy 'rtl\ips_dbc_rd_addr_gen_v1_3.v' to 'rtl' ...
  14. Copy 'rtl\ips_dbc_storage_condition_v1_3.v' to 'rtl' ...
  15. Copy 'rtl\ips_dbc_storage_qualification_v1_2.v' to 'rtl' ...
  16. Copy 'rtl\ips_dbc_trig_unit_v1_3.v' to 'rtl' ...
  17. Copy 'rtl\ips_dbc_trigger_condition_v1_3.v' to 'rtl' ...
  18. Copy 'rtl\ips_dbc_trigger_output_v1_2.v' to 'rtl' ...
  19. Copy 'ips_dbc_wrapper_v1_3.v.xml' ...
  20. Copy 'ips_dbc_inst.fdc.xml' ...
  21. Compile file 'ips_dbc_wrapper_v1_3.v.xml' to 'DebugCoreIst.v' ...
  22. Found top module 'DebugCoreIst' in file 'DebugCoreIst.v'.
  23. Compile file 'ips_dbc_inst.fdc.xml' to 'DebugCoreIst.fdc' ...
  24. Create template file 'DebugCoreIst_tmpl.v' ...
  25. Create template file 'DebugCoreIst_tmpl.vhdl' ...
  26. There are 12 source files to synthesize.
  27. Synthesis is disabled.
  28. Done: 0 error(s), 0 warning(s)