You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

17 lines
665 B

2 years ago
2 years ago
2 years ago
  1. IP Generator (Version 2021.1-SP7 build 86875)
  2. Check out license ...
  3. Start generating at 2024-01-10 21:58
  4. Instance: SPLL (D:\workspace\fpga_demo\led_test\ipcore\SPLL\SPLL.idf)
  5. IP: PLL (1.5)
  6. Part: Logos-PGL22G-MBG324--6
  7. Create directory 'rtl' ...
  8. Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
  9. Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'SPLL.v' ...
  10. Found top module 'SPLL' in file 'SPLL.v'.
  11. Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
  12. Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'SPLL_tb.v' ...
  13. Create template file 'SPLL_tmpl.v' ...
  14. Create template file 'SPLL_tmpl.vhdl' ...
  15. There is 1 source file to synthesize.
  16. Synthesis is disabled.
  17. Done: 0 error(s), 0 warning(s)