Browse Source

update

master
zhaohe 2 years ago
parent
commit
f60334450a
  1. 118
      led_test.pds
  2. 6
      source/src/xsync_internal_generator.v

118
led_test.pds

@ -1,5 +1,5 @@
(_flow fab_demo "2021.1-SP7" (_flow fab_demo "2021.1-SP7"
(_comment "Generated by Fabric Compiler (version on 2021.1-SP7<build 86875>) at Thu Jan 11 11:12:15 2024")
(_comment "Generated by Fabric Compiler (version on 2021.1-SP7<build 86875>) at Thu Jan 11 12:54:38 2024")
(_version "1.0.5") (_version "1.0.5")
(_status "initial") (_status "initial")
(_project (_project
@ -19,7 +19,7 @@
(_input (_input
(_file "source/src/top.v" + "Top:" (_file "source/src/top.v" + "Top:"
(_format verilog) (_format verilog)
(_timespec "2024-01-11T11:12:05")
(_timespec "2024-01-11T11:16:40")
) )
(_file "source/src/spi_reg_reader.v" (_file "source/src/spi_reg_reader.v"
(_format verilog) (_format verilog)
@ -87,7 +87,7 @@
) )
(_file "source/src/xsync_internal_generator.v" (_file "source/src/xsync_internal_generator.v"
(_format verilog) (_format verilog)
(_timespec "2024-01-11T11:11:25")
(_timespec "2024-01-11T12:54:37")
) )
(_file "source/src/zutils/zutils_pwm_generator_advanced.v" (_file "source/src/zutils/zutils_pwm_generator_advanced.v"
(_format verilog) (_format verilog)
@ -199,17 +199,17 @@
(_db_output (_db_output
(_file "compile/Top_comp.adf" (_file "compile/Top_comp.adf"
(_format adif) (_format adif)
(_timespec "2024-01-11T11:11:40")
(_timespec "2024-01-11T11:46:53")
) )
) )
(_output (_output
(_file "compile/Top.cmr" (_file "compile/Top.cmr"
(_format verilog) (_format verilog)
(_timespec "2024-01-11T11:11:39")
(_timespec "2024-01-11T11:46:51")
) )
(_file "compile/cmr.db" (_file "compile/cmr.db"
(_format text) (_format text)
(_timespec "2024-01-11T11:11:40")
(_timespec "2024-01-11T11:46:53")
) )
) )
) )
@ -219,27 +219,27 @@
) )
(_task tsk_synthesis (_task tsk_synthesis
(_command cmd_synthesize (_command cmd_synthesize
(_gci_state (_integer 2))
(_gci_state (_integer 3))
(_option ads (_switch ON)) (_option ads (_switch ON))
(_option selected_syn_tool_opt (_integer 2)) (_option selected_syn_tool_opt (_integer 2))
(_db_output (_db_output
(_file "synthesize/Top_syn.adf" (_file "synthesize/Top_syn.adf"
(_format adif) (_format adif)
(_timespec "2024-01-11T11:12:09")
(_timespec "2024-01-11T11:47:22")
) )
) )
(_output (_output
(_file "synthesize/Top_syn.vm" (_file "synthesize/Top_syn.vm"
(_format structural_verilog) (_format structural_verilog)
(_timespec "2024-01-11T11:12:12")
(_timespec "2024-01-11T11:47:25")
) )
(_file "synthesize/Top.snr" (_file "synthesize/Top.snr"
(_format text) (_format text)
(_timespec "2024-01-11T11:12:14")
(_timespec "2024-01-11T11:47:27")
) )
(_file "synthesize/snr.db" (_file "synthesize/snr.db"
(_format text) (_format text)
(_timespec "2024-01-11T11:12:15")
(_timespec "2024-01-11T11:47:28")
) )
) )
) )
@ -256,14 +256,34 @@
) )
(_task tsk_devmap (_task tsk_devmap
(_command cmd_devmap (_command cmd_devmap
(_gci_state (_integer 0))
(_gci_state (_integer 3))
(_db_output
(_file "device_map/Top_map.adf"
(_format adif)
(_timespec "2024-01-11T11:47:31")
)
)
(_output
(_file "device_map/Top_dmr.prt"
(_format text)
(_timespec "2024-01-11T11:47:30")
)
(_file "device_map/Top.dmr"
(_format text)
(_timespec "2024-01-11T11:47:31")
)
(_file "device_map/dmr.db"
(_format text)
(_timespec "2024-01-11T11:47:31")
)
)
) )
(_widget wgt_edit_placement_cons (_widget wgt_edit_placement_cons
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
(_input (_input
(_file "device_map/led_test.pcf" (_file "device_map/led_test.pcf"
(_format pcf) (_format pcf)
(_timespec "2024-01-11T09:43:56")
(_timespec "2024-01-11T11:47:31")
) )
) )
) )
@ -273,7 +293,39 @@
) )
(_task tsk_pnr (_task tsk_pnr
(_command cmd_pnr (_command cmd_pnr
(_gci_state (_integer 0))
(_gci_state (_integer 3))
(_db_output
(_file "place_route/Top_pnr.adf"
(_format adif)
(_timespec "2024-01-11T11:49:15")
)
)
(_output
(_file "place_route/Top.prr"
(_format text)
(_timespec "2024-01-11T11:49:15")
)
(_file "place_route/Top_prr.prt"
(_format text)
(_timespec "2024-01-11T11:49:14")
)
(_file "place_route/clock_utilization.txt"
(_format text)
(_timespec "2024-01-11T11:49:14")
)
(_file "place_route/Top_plc.adf"
(_format adif)
(_timespec "2024-01-11T11:48:24")
)
(_file "place_route/Top_pnr.netlist"
(_format text)
(_timespec "2024-01-11T11:49:15")
)
(_file "place_route/prr.db"
(_format text)
(_timespec "2024-01-11T11:49:16")
)
)
) )
(_widget wgt_power_calculator (_widget wgt_power_calculator
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
@ -282,8 +334,24 @@
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
) )
(_command cmd_report_post_pnr_timing (_command cmd_report_post_pnr_timing
(_gci_state (_integer 0))
(_gci_state (_integer 3))
(_attribute _auto_exe_lock (_switch OFF)) (_attribute _auto_exe_lock (_switch OFF))
(_db_output
(_file "report_timing/Top_rtp.adf"
(_format adif)
(_timespec "2024-01-11T11:49:21")
)
)
(_output
(_file "report_timing/Top.rtr"
(_format text)
(_timespec "2024-01-11T11:49:21")
)
(_file "report_timing/rtr.db"
(_format text)
(_timespec "2024-01-11T11:49:22")
)
)
) )
(_widget wgt_arch_browser (_widget wgt_arch_browser
(_attribute _click_to_run (_switch ON)) (_attribute _click_to_run (_switch ON))
@ -301,7 +369,25 @@
) )
(_task tsk_gen_bitstream (_task tsk_gen_bitstream
(_command cmd_gen_bitstream (_command cmd_gen_bitstream
(_gci_state (_integer 0))
(_gci_state (_integer 3))
(_output
(_file "generate_bitstream/Top.sbit"
(_format text)
(_timespec "2024-01-11T11:49:40")
)
(_file "generate_bitstream/Top.smsk"
(_format text)
(_timespec "2024-01-11T11:49:40")
)
(_file "generate_bitstream/Top.bgr"
(_format text)
(_timespec "2024-01-11T11:49:40")
)
(_file "generate_bitstream/bgr.db"
(_format text)
(_timespec "2024-01-11T11:49:42")
)
)
) )
) )
) )

6
source/src/xsync_internal_generator.v

@ -158,9 +158,9 @@ module xsync_internal_generator #(
// 1.寄存器控制启动 // 1.寄存器控制启动
// 2.外部触发启动 // 2.外部触发启动
// 3.TIMECODE触发启动 // 3.TIMECODE触发启动
// 0.寄存器触发,启动停止
// 1.外部TIMECODE触发启动,寄存器控制停止
//
// 0.手动,启动停止
// 1.外部TIMECODE触发启动
// 2.外部TTL输入1_高电平触发,低电平停止 // 2.外部TTL输入1_高电平触发,低电平停止
// 3.外部TTL输入2_高电平触发,低电平停止 // 3.外部TTL输入2_高电平触发,低电平停止
// 4.外部TTL输入3_高电平触发,低电平停止 // 4.外部TTL输入3_高电平触发,低电平停止

Loading…
Cancel
Save